clock holdover mode

An operating condition of a clock that has lost its controlling input and is using stored data, acquired while in normal operation, to control its output. The stored data is averaged to minimize the effects of short-term variations, allowing the normal conditions to be simulated within specifications. Holdover terminates when the output of the clock is no longer controlled by the data stored from a previously connected reference. [T1.105.09-1996]